Regviz

NXP Semiconductors /MIMXRT1052 /OCOTP /HW_OCOTP_SW_STICKY

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HW_OCOTP_SW_STICKY

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1052/OCOTP/HW_OCOTP_SW_STICKY#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BLOCK_DTCP_KEY)BLOCK_DTCP_KEY 0 (SRK_REVOKE_LOCK)SRK_REVOKE_LOCK 0 (FIELD_RETURN_LOCK)FIELD_RETURN_LOCK 0 (BLOCK_ROM_PART)BLOCK_ROM_PART 0 (JTAG_BLOCK_RELEASE)JTAG_BLOCK_RELEASE

Description

Sticky bit Register

Fields

BLOCK_DTCP_KEY

Shadow register read and OTP read lock for DTCP_KEY region
SRK_REVOKE_LOCK

Shadow register write and OTP write lock for SRK_REVOKE region
FIELD_RETURN_LOCK

Shadow register write and OTP write lock for FIELD_RETURN region
BLOCK_ROM_PART

Set by ARM during Boot after DTCP is initialized and before test mode entry, if ROM_PART_LOCK=1
JTAG_BLOCK_RELEASE

Set by ARM during Boot after DTCP is initialized and before test mode entry

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data